9

A study was performed to examine the effects of the memoryflage connection bixek flexibility on the worall routability and spend of a circuit implemented on un FPCA with embodded urray. 11 [t was found with sewer than eight embedded arrays. For such architectures, the logic routing sources are flexible enough to compensate for the low flexibility in memory/lagic interconnect. However, this becomes less true as the number of arrays (and hence the number of connections to that the routsbility of circuits with memory is not strongly affected by a low memory/logic interconnect flexibility, especially for architectures memory) is increased.

3.1.3 Fine-grain (or cellular) FPGAs

ine-grain architecture allows direct connection between the neighboring cells, enabling the users to combine cells to form compact local fucctions. An example of fne-grain FPCAs is the Motorola programmable array (MPA) family hased on Pilkington architecture (see Sec. 3.3.5). A key feature of this approach is the Pilkington array, which is partitioned into 100 cell sones, each of which can be considered as a separate array with the port cells forming an interface between the zone interconnect and the global interconnect. The global interconnect joins individual sones together to form the largor

The interconnect structure is hierarchical so that, at the lowest level, the fast connections are used to join local cells to form macros. These can efficiently implement small functions such as complex combinatorial logic, counters, and comparators. These functions are then combined using the medium interconnect within the zone and the highest-level global interconnect throughout the array for signal rout ng and complete layout. The short range of local connections and their Imited loading means they can be quite fast.

grained, channeled-array devices in functionality of the cell, which provices only a small set of two input functions. All calls have a basic 4ND function along with a subsidiary function such as an XOR or D. The flip-flop. In the channeled array architecture, such a cell would be rery inefficient, with a high routing overhead between each level of one. However, using a hierarchical routing structure, these small The Motorula MPA architecture also differs from other cearso cells can be very efficiently combined into macros with negligible rout ng overhead. There are two basic advantages, as follows: 1. There is no redundancy, i.e., if a cell is used to perform simple function, there are no additional logic resources in the cell to be wasted BEST AVAILABLE COPY

2. The cell van he inpoly optimized, rance the critical paths through Un cell are limited in musher,

but vary over a greup of cells called a tile. These are repeated uniformly over the array. Thus, the fins-grained structure of this arcittecture is well smited to logic synthesis tools, and automatic design The functions of the cells in the array are no longer homogenessus, and layout.

3.2 Programming Technologies

switch that coupies a small area and, at the same time, has a low pergramming technology consideration are series on-resistance of the A high-performance FPGA requires a programmable interconnect programmed switch, its volatility and reprogrammability, and process complexity Several different programming technologies are used to asiti: resistance and capacitance. The other major ettributse for proimplament the programmable switches in FPGAs. The three most commonly used programming technologies are as follows:

- Antifuse switch of dielectric or amorphous silicon composition, which on electrical programming forms a low-resistance interconnect path
- SRAM-based technology in which the switch is a pass transistor controlled by the state of a RAM bit in a look-up table (LUT)
- which the switch is a floating-gate transistor that can be turned off by injecting charge on to the doctor. EPROM-based tecinologies (either UVEPROM or EEPROM) by injecting charge on to the floating gate

area and exhibits higher parzsitic redstance-capacitance compared to a typical contact or via used in MPGAs. Therefore, the performance achierable by current generation of PPGAs is usually about an order of magnitude lower than that for the MPCAs manufactured using the In all these cases, the programming switch element occupies a larger same process technology.

flash EEPROM) has been used in complex programmable logic devices (CPLDs) such as Altera, Lattice, and Xilinz families, discussed in The floating gate EPROM technology (UVZPROM, EEPROM, and Chap. 2. The floating-zate technology has also been used for Gatefield ProASIC family fine-grained FPGAs, which are based on a proprietary flash-3PROM controlled switch that is both nonvolatile and reprogrammable (see Sec. 3.3.8). However, for majerity of PPGAs, the antifuse and SRAM are the dorsinant programming echnologies. The

17 of 20

133

following sections discress only these two technologies and their new live trinic-offs. 11


3.2.1 Antifuse programming technology

An antifuse is basically a two-terminal device with an unmogrammed between its terminals. On the application of a high voltage (from 11 V to 21 V), depending on the device and antifuse type used, the antifuse to-metal antifuse atructures. The programming of antifuses requires extra on-chip circuitry to deliver the high programming voltage (and The two most commonly used antifuse technologies are: (a) exide-nistate representing a very ligh resistance (several hundred megohms) is 'blown' to create a low-registive, permanent link (or connection). tride-oxide (ONO) dielectric based and (b) amorphous silicon, or metalrelatively Ligh current) through the pass transistors.

placed between N' diffusion and polysilicon. This dielectric breaks ance circuit element (PLICE), which is a multilayer oxide-nitride-oxide (ONO) dielectric fuse, was developed for use in Actel FPGAs. An application of programming pulse (16 to 21 V) across the PLICE melts the die.ectric, creating a conductive link of polycrystalline silion between the electrodes. Figure 3.4a shows the cross section of PLICE antifuse (LFCVD) mitride and the reexidized top oxide. The PLICE adds three The dielectric antifuses consist of a layer of dielectric material down upon an application of sufficient voltage. Barly dielectric antistructure. A thin layer of oxide is thermally grown on too of the ${
m N}^*$ surface, followed by a layer of low-pressure chemical vapor deposition fusss used a single layer oxide dielectric. A programmable low imped masks to a conventional double-metal CMOS process.

tion information. In all types of antifuses, the smaller the thickness of a given antifuse material, the lower the link resistance for given current, and higher the leakage current for unprogrammed state. 12 Also, the more current applied during programming, the lower the restacame of the link, and link resistances can be improved by appropriate programming waveforms and soaking times. Since the programming The manufacturers of antifuse-based FPGAs provide their own programming algorithms as part of the device specification and applicacurrent amount has a large effect to link resistance, the programming cirmits for antifuscs need to supply high currents (e.g., 15 mA for Actel devices) for reliable configuration of high-performance interconnects.

In its simplest form, an antifuse array is a collection of vertical and shown in Fig. 3.46. 19 Let 33 define $V_{\rm pp}$ as the programming voltage needed to program any fusa. Then, typically, the programming of an nonzontal wires with an antifuse at every crossing (or intersection), as antifuse in the array requires three steps, as follows:



14087383387

squar A.4 (2) Cross section of a PLICB antifuse structure from Ucf. IS and (b) 22 stray afaatifuses from Ref. II.

- 1. Precharge all vertical/Lonizontal wires to $V_{\rm pg}/2$.
- lect (address) and drive the horizontal (vertical) wire connected to the target untiluse to Vyp. This ensures that only the target antifuse cal (horizontal) wire connected to the target antifuse to 0 V, and se-2. Select the antituse to be programmed (address) and drive the vertiis stressed to V_{pp} , and the remaining antifuses remain at $0\,\mathrm{V}\,\mathrm{or}\,V_{pp}$ 2 (see Fig. 3.46)
- bilize the newly formed conductive link and to lower the antifuse 3. On antifuse breakdown, soak the antifuse with high current to staresistance

use an indirect addressing scheme to appry V_{pp} and 0 V in the target antifuse electrodes after precharge to $V_{pp} A^{Lb}$ For Actel antifuses, the these schemes vary from one FPCA vendor to another. Actel FPCAs The programming voltage and current are generally controlled by programming algorithm specifies the peak programming voltage $(V_{{\cal D}_{\cal D}})$ ing requires independent horizontal and vertical decoding controls, and analog circuits (programmers) external to the FPGA chip. The address

BEST AVAILABLE CUri

18 of 20

5

Amouphous 31

Heta 1

2

ground, 3 to 15 mA current may be observed on V $_{\rm pp}$. Onto the antifuxe is considered programmed and enters "sack" cycle, extra pulses are ap-10 to 800. A confirmation that an anti-use has hum programmed is कार (दीमाम स्वरास्तार) -. 15 मत्त्र, मधी मम्मारम म इन्ना माह्न किया made through monitoring the current on V pp fin, which is typically grammed and an electrical connection is made between $V_{\rm pp}$ and <10 µA for an unprogrammed autifusa. Once an ambituso is proplied to the antifuse to achieve minimum registance.


In contrast to Actel's indirect addressing scheme, QuickLogic uses lirect addressing to program the antifuses. Since no pass transistors rre used, QuickLogic uses a decicated driver plus shift register bit(s) per wire segment. The number of segments addressed is equal w the numbar of shift registerdriver cells.

ment of amorphous (noncrystalline) siften antifuse technology. This is An alternative to die extric tased autifuse has been the developbased on the principle that a layer of amorphous silicon placed between two metal layers undergtes a phase charge when a current is passed through it, and it becomes conductive. In its unprogrammed state, the amorphous edicon is an insulator with resistance greater than 1 GO. The user can progrem an antifuse link by applying relatively high current (roughly 20 mA) signals that effectively convert the insulating amorphous silicon into conductive polysilicon link.

An example of amorphous allion antifuse application is QuickLogic mnce, low-capacitance programmable connection directly from one metal layer to another. The ViaLink element is formed by depositing a very high resistance (>1 GA) of amorphous silicon abovo a tungsten via dyers. On the application of a programming voltage to a selected via, a direct metal-to-metal link is formed with typical low-resistance values of less than 50 11 In a 0.85 pm CMOS process, the size of a ViaLink is mughly 1 µm2, which is orders of magnitude smaller than the active pASIC FPCA families, based on ViaLink, which provides a low-resisdug that would otherwise bridge the insulation between the two metal 10E^{–15} (arads)] and improved speed performance. Figure 3.5 shows (a) elements, resulting in low capacitive bading [<1 ff (femtofarad, s three-layer metal ViaLink structure, (b) an unprogrammed ViaLink slement, and (c) a programmed ViaLink element. ¹⁸

82.2 SRAM-based programming technology

SRAM programming technology uses static RAM cells to control pass required to implement a function and to propagate signals to the neighboring functions. The speed of the logic part of the block is the SRAM-based FPGA architecturs was discussed in Se. 3.1.2. The gates or multiplezers. The speed of an FFGA is a measure of the delay



14087383387

figure 3.5 (a) Threo-layer motal Thalints structure, (b) minimum minut Vialink of encat, and (c) programmed Vialink element (from Rr. I in).

som of delays from the input selection multiplement, the lesk-up table, and the output drivers. The speed and density thuis offs are based on the user's design requirements. As architecture with man programmable interconnect points (PIPs) provides more realing; levibility, but each PIP adds to the size of FPGA and the routing debuy

Therefore, the FPGA size and performance trade offer meet to take into consideration not only the logic elements but also the interconnext segments, PIPs, and the multiplexars required to comment the alenents. The LUT width is also an important fuctor: him without is four-

BEST AVAILABLE COPY

19 of 20

input 1.1Pf has sixteen meanury velts, and a three mput 1.1Pf has only vight. If the legic being implementation a fore-input 1.1Pf heads maturally into three input gates, half of every four-input 1.1Pf heads mill be wasted, leading to an inefficient design implementation. A study was performed to investigate a range of LUTs and their effect on overall logic block and routing inter-connect area. The results showed that a three-luput or four-input LUT provided the best density for a wide range of programming cell sizes. The larger LUTs were preferred for high-speed architecture.

3.2.9 Antifuse versus SRAM-based technology rade-offs

A review of general FPGA architectures and programming technologies shows that both the antifuse- and SRAM-based devices have relative advantages as well as disadvantages. The selection of a particular programming technology for an FPGA is primarily based on the user's application requirements and involves trade-offs in areas such as design logic utilization capacity, performance, and in-system programmability features. There are proponents and critics for both of these approaches. The following are some of the relative advantages and disadvantages of each technology:

- Antifuse technology is inherently faster than SRAM-based technology because of lower interconnect resistance and capacitance values. Antifuse is much smaller than a transistor-RAM cell combination and has much lower "on" resistance and capacitance than a minimum-sized transistor. As an example, for CB µm CMGS technology, the impedance of yass transistor in SRAM-baseč FPCA is about 250 ft, as tempared to about 50 ft resistance for QuickLogic ViaLink metal-to-matal antifuses. As for the capacitance ralves, it is only I ff for unprogrammed VilLink element compared to 60 ff for pass gate transistor capacitance. Since the net delays are determined by RC time constraints, the lower resistance and capacitance of the untifuse networks prevides significent smaller delays than the SRAM-based pass gate transistor networks.
- For equivalent silicon area per gate, antifuse FPGAs provide more flexibility and are easier to route compared to the SRAM-based FPGAs. SRAM pass-gate interconnects require at least four transistors for the flip-flop and one transistor for the pass gate. This structure implies limited use of interconnect resources and forces macrocell architecture grain size to be coarse.
- A disadvantage of antifuse-based technology is that it requires more process layers and mask steps than the SRAM-based FFCAs and

user on thip. Inglividings inspranding transistors. SIRAM-based PIV-As uncommerted in myrals in the next process generation and, unlike antifuse beautifuse beautifuse. However, the proponants of antifuse-based PPCAs claim that the smaller physical size of antifuse results in less expensive die, and the area required to hold a pass gate transistor and associated memory cell is certainly larger than the area required for an antifuse.

- A survey of FPGA nearket shows that the SRAM-based FPGAs offer higher capacity than the antifuse-based devices. Some SRAM-based FPGAs feature a power-down mode in which the power is supplied only to the memory cells that hold the configuration program.
- One of the major advantages of SRAM-based FPGAs is the flexibility
 offered by their in-system reconfigurability, which makes them a
 good candidate technology for prototype development. This feature
 can significantly ease the debugging process and reduce overall system design and development costs. It contrast, the antifuse technologies are one-time programmable (OTP) configurations.
- Another advantage often cited for the SRAM-based FPGAs reprogrammability feature is that the parts can be fully tested at the factory, as compared to the antifuse based devices, which are tested as "blanks," since the entituses are user programmable per design requirements.
- A disadvantage of the SRAW-based PPGAs is that the programming is valatile, i.e., when the power is huned off, the FPGA loses its configuration program information. Therefore, his SRAM-based FPGAs must be reprogrammed each time power is applied, as part of turnon initialization sequence. This initialization sequence requires an external memory for permanent (nonvolatile) storage of the program.

3.3 FPGA Vendor Families and Development Tools

3.3.1 Actel FPOAs

Actel FPGAs are based on the channeled array segmented architocture and PLICE antifuse technology discussed in Secs. 3.1 and 3.2, respectively. Actel FPGA offerings consist of following device families: ACT 1 family, with up to 2000 gate array gates (6000 PLD equivalent gates)

BEST AVAILABLE COPY